

MICROCOMPUTER INTERFACE WITH TV

S. Ganesan, M. Bruhns, and W. Dixon
Northern Illinois University

INTRODUCTION

The cost of CRT monitors justifies an analysis of TV monitor based terminals. The CRT controllers used in the terminal interface are LSI (Large Scale Integration) components and can be programmed for use with TV monitor interface with the microcomputer systems. An important aspect of TV monitors is the need for an external mixer interface circuit while CRT monitors include mixer circuits for producing composite video signals. This paper describes a mixer circuit to implement a TV monitor interface for 8080 based microcomputer systems.

HARDWARE

It consists of a basic computer system, DMA (Direct Memory Access) controller (Intel 8257), CRT controller (8275), Interrupt controller (8259), Octal keyboard, ASCII keyboard, Dot timing logic, Mixer circuit, and a TV monitor (Fig. 1).

The basic system, (Fig. 2), is implemented using an 8080 microprocessor and 4K bytes of memory. The first four pages (256 bytes/page) are implemented with PROM (Programmable Read Only Memory) for utility programs and the following four RAM (Random Access Memory) pages are used for user-oriented programs. The last eight RAM pages are used as display memory. The basic interface functions of the processor are to service the octal keyboard for bootstrapping a user-oriented program in the RAM part of the program memory, to service the ASCII keyboard for loading characters into the display memory, to initialize the peripheral devices, and to reinitialize the DMA controller at the end of every frame of TV display in interrupt mode. The interrupt request lines from the devices are interfaced with an 8259 such that the DMA controller has the top priority. Whenever one or more devices require service, the interrupt controller will resolve the priority, and switch the processor into the appropriate service routine.

Video terminals may utilize either a software display technique (character display) or a hardware controller technique (row display). In the character display technique, the processor is used as a controller eliminating some of the complex interface circuits. The disadvantage of this technique is that the processor is tied up with the display controller operation thereby reducing the data throughput capability of the system. The system described in this paper uses the row display technique (Fig. 3). The basic function of the DMA controller is to put the processor in the HOLD mode and to transfer the display characters from the memory to the CRT controller through the common buses. The operation sequence of the DMA controller is called a DMA cycle and is executed for each display character. The DMA cycle sequence is that when the CRT controller requests data (DRQ), the DMA controller puts the cpu in the HOLD mode, generates the programmed memory address and device select pulses, reads the memory and strobes the display character code into the CRT controller. The MEMR signal drives the MEMR of the memory for reading the data and I/ow signal drives the WR signal of 8275 for strobing the data.

The functions of the 8275 CRT controller include refreshing the TV display by buffering information from display memory and generating horizontal and vertical timing signals for TV synchronization. Visual attribute features allow the implementation of specialized graphic display functions and display enhancement operations. The 8275, having been programmed for a specific screen format, generates a series of DMA (DRQ) request signals which result in the transfer of a row of characters from display memory via the 8275's row buffers. The 8275 presents the character codes to the TV monitor through the dot timing logic and mixer circuits as in Fig. 4. The character code outputs CCO-CC4 are applied to the character generator address line A3-A7. Line count outputs LCO-LC2 from the 8275 are applied to the character generator address lines AO-A2. It should be noted that the 8275 displays character rows one line at a time. The line count outputs

are utilized to determine which line of the character selected by A3-A7 will be displayed. Following the transfer of the first line to the dot timing logic, the line count is incremented and the second line of the character row is selected. The process continues until the last line of the row under consideration is transferred to the dot timing logic. The row by row transfer of character data from display memory to the 8275 continues until the beginning of the last display row. At this time the 8275 issues an interrupt (IRQ) to the 8259. The CPU is then switched into the interrupt service routine to reinitialize the 8257 DMA controller starting address and terminal count parameters. Interrupts are generated by the 8275 every 16.67 ms for a 60HZ screen refresh rate.

One function of the dot timing logic is to transfer display characters synchronously to the TV monitor. Synchronization is achieved by dot and character clocks. These clocks are generated by the processor's clock generator. The dot and character clock frequencies are interrelated and are dependent upon the TV's horizontal oscillator repetition rate and display character width. The clock frequency of the system is 16.81 MHz and this will fix the dot and character clocks at 8.405 MHz and 1.2 MHz respectively as shown in Fig. 4. The display character from the ROM is in parallel mode, whereas the TV monitor requires characters in serial form. The parallel to serial shift register (74166) performs this required mode conversion. The character clock loads the parallel data into the 74166 register and the dot clock shifts the loaded data to the TV monitor. The response time of the 8275 and ROM will be too long to reliably latch the ROM output for the first display character during the first character clock period. This situation is eliminated by introducing the 74175 between the 8275 and the ROM. The 74175 latches the character codes and line counts 1/2 character clock after the positive-going edge of the character clock and loading ROM data into the 74166 shift register on the next positive-going edge of the character clocks. This pipelining technique delays the video output from the shift register by 1 1/2 character clocks, but eliminates the difficulties in sampling the ROM data within the first character clock period.

Due to the video delay associated with the pipelining technique, the dot timing logic delays all the raster signals (HRTC and VRTC) and the video control signals (VSP, RVV, and LTEN) using a two-stage shift register constructed with edge triggered D flip-flops (74175), Fig. 5. The synchronized video signal is then dot-widened by the use of 74LS32 OR-Gates. The contents of display memory may be display or visual and special character codes. The visual attribute characters are classified into character and field attribute types. The display character codes can be used to generate graphic symbols without the use of the character generator. This is accomplished by selectively activating the Line Attribute outputs (LA₀₋₁), the Video Suppression output (VSP), and the Light Enable output. The dot level timing circuitry can use these signals to generate the proper symbols as shown in Fig. 6.

The final stage of interfacing is to combine the video signal with the delayed raster timing signals (HRTC and VRTC). This is achieved by means of CMOS analog switches (4066)-based mixer circuit as in Fig. 7. The switch is enabled only when HRTC, VRTC, and DOT widened video are all active. The composite video signal is then connected to the second detector of the TV circuit.

SOFTWARE

The DMA, CRT, and Interrupt controllers are intelligent devices, therefore they must be programmed for the required data communication functions. The device-select-pulses for peripherals are generated by 8205 as shown in Fig. 3.

The device numbers OXH, 1XH, 2XH, 3XH, and 4XH are assigned to 8259, 8275, Octal keyboard, ASCII keyboard, and 8257 respectively. Upon power up, the initialization routine is executed. At the beginning of this routine, the interrupt controller is programmed so that the interrupt traps start with the memory location 000 140g. The next step in the initialization routine is to program the CRT controller. This begins with a reset command followed by four parameter commands. The parameter commands are for Screen-composition information such as spacing, row length, VRTC length, frame size, position of the underlining, lines per row, and the size of HRTC. The selection of dot clock, HRTC, and the frame size must be within the horizontal repetition rate

(15,970 ± 500 pps) of the TV monitor. For 8.405 MHZ of dot clock, 28 CC1ks (character clocks) of HRTC, 49 characters per row, and a character width of 7 dots, the horizontal oscillator repetition rate is determined as follows:

$$f_{\text{Horiz}} = 8.405 \times 10^6 / ((28 \pm 49) \times 7) = 15,594 \text{ pps.}$$

This value is within the tolerance range of the TV monitor value. The VRTC is programmed to be 2 to satisfy the 60 HZ refresh rate and 24 rows of frame size. The final step in the 8275 programming is to load the cursor position command followed by a start display command. The start display command includes the burst size and burst space for DMA operation.

Finally, the initialization routine blanks the complete display memory, defines intermediate data storage positions for the pointer for display memory and cursor position, enables interrupt, and puts the processor in the halt mode for peripheral interruption. The listings of the initialization and service routines are given in Figs. 8 to 11.

The octal keyboard is used for boot-strapping user programs in object code in the program memory (004 000g - 007 377g). The processor is interrupted and switched into the octal keyboard service routine for every octal key press. The sequence for program loading with the octal keyboard starts with the selection of program location. This is done by the use of H, L, and numeric keys. In the chosen program address, the instructions are stored by the use of numeric and S keys. Instructions are stored one byte at a time and the storage of each byte requires the use of three numeric keys and the storage key, S. At the end of the service routine, the interrupt status prior to the interruption of the processor is re-established.

The DMA refresh routine, Fig. 10, is located at the third page (002 000g) of the memory map. In this routine, the interrupt request from 8275 is disabled and the DMA controller is loaded with the address of display memory and the terminal count. The DMA controller is then programmed to be in the autoloading mode and the interrupt of 8259 is reset to complete the refresh routine. At the end of every frame of display, the 8275 generates an INTR signal requesting processor interrupt service for DMA refresh. When the INTR signal is active, the 8259 generates an INT signal to switch the processor into the DMA refresh routine. The starting location of program memory is incremented by the number of characters in a row (49) and at the end of every frame as required by the scrolling operation. The DMA refresh routine can be eliminated from the software if scrolling operation is not required.

The ASCII keyboard routine, Fig. 11, is located at the second page (001 000g) of the memory. It is used for screen control and loading display memory. This routine is serviced by the processor for every ASCII-key press. There are three types of ASCII keys. They are normal display, attribute, and control keys. The control keys are used for screen control operations such as back space, tab, line feed, and escape. These keys do not occupy any character position in the display memory and therefore they are not processed by 8275. These control operations are performed by the processor using dedicated subprograms located at 001 134g, 001 151g, 001 166g, and 001 047g. The normal display codes are loaded in the display memory so that they are displayed under the control of 8275. Attribute keys are classified into field and character codes. The key codes from the encoder of the keyboard are not in standard format and therefore the processor performs code-conversion operation using a look-up table (001 232g) before storing these characters in the display memory. A detailed analysis of the ASCII keyboard service routine will reveal that whenever a screen control operation is performed or a code is loaded in the display memory, the cursor position, the character and row counters, and the memory pointer are assigned with the proper value to enable proper screen scrolling operation.

CONCLUSION

A resident assembler can be included in the system with the addition of 4K bytes of memory. Options such as Light Pen Detection and General Attributes can be easily implemented by the addition of simple control logic circuit to the proposed interface. The TV and CRT monitor-based terminals will have identical graphic features if they are implemented with the same monitor controller (8275). The only disadvantage of the TV monitor-based terminals is that they can handle only about 49 characters per row. In applications, hobby market in particular, where the screen size is not a major factor, cost reduction can be achieved by replacing the high cost CRT monitors with the cheaper TV monitors without sacrificing other graphic characteristics.

REFERENCES

- Intel Corporation, *Intel 8080 Microcomputer System User's Manual*, Santa Clara, California, 1977.
- Hill-burn, J.L., and Julich, P.M. *Microcomputers/Microprocessors: Hardware, Software, and Applications*, Englewood Cliffs, N.J. Prentice Hall, Inc., 1976.
- Bruhns, M., *Analysis of Programmable I/O Ports*, Northern Illinois University, DeKalb, Illinois, 1980.




FIG. 1 MICROCOMPUTER SYSTEM - TV MONITOR




FIG. 2 BASIC SYSTEM WITH 8257 AND 8259

FIG. 2 8080 BASIC SYSTEM WITH 8257 AND 8259 (CONTD.)




FIG. 3 CRT CONTROLLER - PERIPHERAL DECODER DETAILS




FIG. 4 DOT TIMING LOGIC CIRCUIT




FIG. 5 DOT WIDENING CIRCUIT




FIG. 6 CHARACTER ATTRIBUTE LOGIC




FIG. 7 MIXER CIRCUIT WITH CMOS 4066

High 000	Low	Instruction	High 000
000	043	Instruction	056
001	056	LXI SP	057
002	057	OUT	058
003	058	LXI H; Blank Display Memory	060
004	166	MVI A; Init. 8259	062
005	00H	ORH	063
006	00H	ORH	064
007	MVI A		065
010	000	MVI H,A	066
011	00H	ORH	067
012	01H	IN H	068
013	MVI A; Init. 8275		070
014	000	ORH	072
020	060	JNZ	073
021	00H	ORH	074
022	10H	MVI A; Parameters	075
023	10H	MVI A	076
024	127	SHLD	077
025	10H	ORH	078
026	00H	JMP	079
027	MVI A		095
030	211	LXI H	106
031	00H	ORH	107
032	10H	ORH	110
033	MVI A		111
034	135	BLT	112
035	10H	ORH	113
036	10H	ORH	114
037	MVI A; Cursor		115
040	200	JMP	116
041	10H	ORH	117
042	11H	ORH	140
043	MVI A; Position X		141
044	000	JMP; HD DMA Refresh	142
045	10H	ORH	143
046	10H	ORH	144
047	OUT; Position Y		145
050	10H	ORH	146
052	240	MVI A; Preset Counters	150
053	00H	JMP; HD ASCII	151
054	11H	MVI A; Start Display	152
055			001

FIG. 8. INITIALIZATION ROUTINE

High 002

Low	Instruction
067	373 EI
070	315 CALL ;Time Out
071	212 X
072	002 X
073	333 IN
074	2XH X
075	267 ORA A
076	362 JP
077	205 X
100	002 X
101	057 CMA
102	346 ANI
103	177 X
104	376 CPI
105	010 X
106	322 JNC
107	125 X
110	002 X
111	107 MOV B,A
112	171 MOV A,C
113	027 RAL
114	027 RAL
115	027 RAL
116	346 ANI
117	370 X
120	260 ORA B
121	117 MOV C,A
122	303 JMP
123	174 X
124	002 X
125	376 CPI
126	020 X ;L Key
127	302 JNZ
130	136 X
131	002 X
132	151 MOV L,C
133	303 JMP
134	174 X
135	002 X
136	376 CPI
137	040 X ;H Key
140	302 JNZ
141	147 X
142	002 X
143	141 MOV H,C
144	303 JMP

High 002

Low	Instruction
145	174 X
146	002 X
147	376 CPI
150	010 X ;S Key
151	302 JNZ
152	161 X
153	002 X
154	161 MOV M,C
155	043 INX H
156	303 JMP
157	174 X
160	002 X
161	376 CPI
162	100 X ;G Key
163	302 JNZ
164	174 X
165	002 X
166	351 PCHL
174	315 CALL ;Time Out
175	212 X
176	002 X
177	333 IN
200	2XH X
201	267 ORA A
202	372 JM
203	174 X
204	002 X
205	076 MVI A ;EOI
206	040 X
207	323 OUT
210	00H X
211	311 RET
212	365 PUSH PSW ;Time Out
213	325 PUSH D
214	021 LXI D
215	046 X
216	003 X
217	033 DCX D
220	172 MOV A,D
221	263 ORA E
222	302 JNZ
223	217 X
224	002 X
225	321 POP D
226	361 POP PSW
227	311 RET

FIG. 9. OCTAL KEYBOARD SERVICE ROUTINE

High 002

Low	Instruction	
000	365	PUSH PSW
001	345	PUSH H
002	333	IN ;Reset 8275 Interrupt
003	11H	X
004	076	MVI A
005	000	X ;Mode Word Reset
006	323	OUT
007	48H	X ;Command Register Address
010	052	LHLD ;Start Scroll, Reserve 000 010 ₈
011	200	X
012	007	X
013	175	MOV A,L
014	323	OUT ;Load Low Order in Channel 2
015	44H	X ; for Automatic Load
016	174	MOV A,H
017	323	OUT ;Load High Order in Channel 2
020	44H	X ; for Automatic Load
021	076	MVI A ;Set Terminal Count High Order for
022	227	X ;49 X 24 Character Display
023	323	OUT
024	45H	X ;Terminal Count Low Order
025	076	MVI A
026	204	X
027	323	OUT
030	45H	X ;Terminal Count High Order
031	076	MVI A ;Start Address Low Order
032	000	X
033	323	OUT ;Channel 3 Address
034	46H	X
035	076	MVI A
036	010	X ;Start Address High Order
037	323	OUT
040	46H	X
041	076	MVI A
042	227	X
043	323	OUT
044	47H	X ;Terminal Count for Channel 3
045	076	MVI A
046	204	X
047	323	OUT
050	47H	X
051	076	MVI A
052	204	X ;Set Channel 2 Automatic
053	323	OUT
054	48H	X ;Mode Set
055	076	MVI A
056	040	X ;End of Interrupt Command
057	323	OUT ;Reset 8259
060	00H	X Interrupt
061	341	POP H
062	361	POP PSW
063	373	EI
064	311	RET

FIG. 10. DMA REFRESH ROUTINE

High 001		High 001		High 001			
Low		Low		Low			
000	EI	106	POP H	232	A	201	;Field Attributes
001	PUSH H	107	DCR L	233	X RVV	220	
002	PUSH B	110	MVI A	234	B	202	
003	MVI B		;Initiate Cursor Command	235	X	202	BLINK
004	032	111	200	236	C	202	
005	LXI H ;Table start	112	OUT	237	X UND. LINE	240	
006	214	113	11H	240	D	204	
007	001	114	MOV A	241	X B + C	242	
010	IN ;ASCII Input	115	OUT	242	E	005	
011	3XH	116	10H	243	X A + B	222	
012	NOP	117	MOV A,L	244	F	006	
013	NOP	120	OUT	245	X A + C	260	
014	CMP M	121	10H	246	G	207	
015	JNZ	122	SHLD	247	X A + B + C	262	
016	036	123	202	250	K	213	
017	001	124	007	251	X	300	;Character Attributes
020	MOV A,L	125	POP B ;End of Interrupt	252	L	014	
021	CPI	126	POP H	253	X 7	304	
022	232	127	MVI A	254	N	216	
023	JNC	130	040	255	X L	310	
024	031	131	OUT	256	O	017	
025	001	132	00H	257	X J	314	
026	INX H	133	RET	260	O	021	
027	MOV L,M	134	LHLD ;Back Space	261	X T	320	
030	PSHL	135	202	262	R	022	
031	INX H	136	007	263	X -I	324	
032	MOV A,M	137	MOV A,H	264	S	223	
033	JMP	140	ORA A	265	X	330	
034	046	141	JZ	266	T	024	
035	001	142	146	267	X L	334	
036	INX H	143	001	270	U	225	
037	INX H	144	DCX	271	X -	340	
040	DCR B	145	DCR D	272	V	226	
041	JNZ	146	JMP	273	X I	344	
042	014	147	110	274	W	027	
043	001	150	001	275	X +	350	
044	ANI	151	LXI H ;Escape-Esc	276	DEL	237	
045	077	152	000	277	X	200	
046	STAX D	153	010				
047	INX D	154	SHLD				
050	LHLD	155	202				
051	202	156	007				
052	007	157	XCHG				
053	INR H	160	LXI H				
054	MOV A,H	161	000				
055	CPI	162	000				
056	061	163	JMP				
057	JNZ	164	110				
060	110	165	001				
061	001	166	LXI H ;Line Feed				
062	MVI H	167	061				
063	000	170	000				
064	INR L	171	DAD D				
065	MOV A,L	172	XCHG				
066	CPI	173	LHLD				
067	030	174	202				
070	JNZ	175	007				
071	110	176	JMP				
072	001	177	064				
073	PUSH H	200	001				
074	LHLD	214	BS 210 ;Special Key Table				
075	200	215	X 134				
076	007	216	TAB 011				
077	LXI B	217	X 047				
100	061	220	LF 012				
101	000	221	X 166				
102	DAD B	222	NOP 000				
103	SHLD	223	NOP 000				
104	200	224	ESC 033				
105	007	225	X 151				

FIG. 11. ASCII KEYBOARD SERVICE ROUTINE